

Design of BIST Enabled UART with MISR

Surya Tejeswari Yeturi¹, Venkateswarlu Rapalli²

¹M.Tech, VLSI, Audhisankara Institute of Technology, Gudur, India ² Assistant Professor, Dept of ECE, Audhisankara Institute of Technology, Gudur, India

ABSTRACT

In today's life the most manufacturing process are extremely complex, including manufactures to consider testability as a requirement to assure the reliability and functionality of each of their designed circuits. One of the most popular test techniques is called built-in –self-test (BIST). BIST is a design technique that allows a system to test automatically itself with slightly larger system size. a universal asynchronous receiver and transmitter (UART) with enabled BIST capability has the objective of testing the UART on chip itself and no external devices are required to perform the test. This paper focuses on the TRA (test response analyzer), circuit of BIST, in this paper, in previous design TRA compares the results with ROM values, proposed design implemented with simple MISR circuit. The simulation result performance achieved by BIST enabled UART architecture through VHDL programming is enough to compensate the extra hardware needed in the BIST architecture. This technique generate random test pattern automatically, so it can provide less test time compared to an externally applied test pattern and helps to achieve much more productivity at the end.

Keywords: VLSI, BIST, UART, VHDL, MISR.

INTRODUCTION

Universal Asynchronous Receiver and Transmitter (UART) is a kind of serial communication protocol; mostly used for short-distance, low speed, low-cost, data exchange between computer and peripherals. UARTs are used for asynchronous serial data communication by converting data from parallel to serial at transmitter with some extra overhead bits using shift register and vice versa at receiver. It is generally connected between a processor and a peripheral, to the processor the UART appears as an 8-bit read/write parallel port.

This paper focuses on the design of a UART chip with

Enabled BIST architecture LFSR with the help of VHDL language. Built-In-Self-Test or BIST, is the technique of designing additional hardware and software features into integrated circuits to allow them to perform self-testing, i.e., testing of their own operation using their own circuits, thereby reducing dependence on external Automated Test Equipment

(ATE)[6]. BIST is a Design-For-Testability (DFT) technique, because it makes the electrical testing of a chip easier, faster, more efficient, and less costly. The concept of BIST is applicable to just about any kind of circuit, so its implementation can vary as widely as the product diversity that it caters to.

The rest of paper is as follows. Related Work in section II. Section-III describes the TPG, Section-IV describes the UART, Section-V describes the architecture of UART with BIST, and Section-VI describes the simulation results and conclusion.

RELATED WORK

BIST is an on-chip test logic that is utilized to test the functional logic of a chip. A generic approach to BIST is shown in Figure 1. BIST solution consists of a Test Pattern Generator (TPG), a circuit to be tested, a way to analyze the results, and a way to compress those results for simplicity and handling. With the rapid increase in the design complexity, BIST has become a major design consideration in Design-For- Testability (DFT) methods and is becoming increasingly important in today's state of the art SoCs. Achieving high fault Coverage while maintaining an acceptable design overhead and

*Address for correspondence:

rapallivenkatesh@yahoo.com

Surya Tejeswari Yeturi & Venkateswarlu Rapalli "Design of BIST Enabled UART with MISR"

keeping the test time within limits is of utmost importance. BIST help to meet the desired goals. The brief introductions of BIST architecture component are given below.

Circuit under Test (CUT): It is the portion of the circuit tested in BIST mode. It can be sequential, combinational or a memory. It is delimited by their Primary Input (PI) and Primary Output (PO).

Test Pattern Generator (TPG): It generates patterns for the CUT. It is a dedicated circuit or a microprocessor. The patterns may be generated in pseudorandom or deterministically.

Test Response Analysis (TRA/ORA): It analyses the value Sequence on PO and compares it with the expected output.

BIST Controller Unit (BCU): It controls the test execution; it manages the TPG, TRA and reconfigures the CUT and the Multiplexer.






Fig1. Generic BIST Architecture

TPG

Test pattern generation is the most critical operations of BIST. Test patterns used in most implementations are pseudo-random in nature i.e. the random numbers are generated algorithmically and are repeat-able [4]. This is a desired characteristic, as truly random test patterns will lead to different fault coverage in every execution [2]. LFSRs are most commonly used to build TPGs [6].


When the trg signal goes high, a new data is obtained from the LFSR which is fed in parallel to the input of the transmitter, and the LFSR output is given to PISO (parallel in serial out) block in TPG, it generates the serial data to UART receiver input. The complete TPG block is shows in fig2.





UART

Universal asynchronous receive transmit (UART) is an asynchronous serial receiver/transmitter. It is a piece of computer hardware that commonly used in PC serial port to translate data between parallel and serial interfaces. The UART takes bytes of data and transmits the individual bits in a sequential fashion. At the receiving point, UART re-assembles the bits into complete bytes. Asynchronous transmission allows data to be transmitted without having to send a clock signal to the receiver. Thus, the sender and receiver must agree on timing parameters in advance and special bits are added to each word, which is used to synchronize the sending and receiving units. In general, UART contains of two main block, the transmitter and receiver block.





UART Transmitter Section




Fig4. UART Transmitter Section

The Block diagram of UART Transmitter is as shown in figure. The data is loaded from Data Bus into TBR (Transmit Buffer Register) and from TBR to TSR (Transmit Shift Register), based on the control and status signals produced by the Control unit. The Size of TSR is taken in such a way that, it should accommodate the START and STOP bits along with the Data bits which are loaded from the Data Bus.

UART Receiver Section




Fig5. UART receiver section architecture

The Block diagram of UART Receiver is as shown in figure. The data receiving will be captured using receiving baud clock and then loaded into RSR (Receive Shift Register) and from RSR to RBR (Receive Buffer Register), and then to Data Bus, based on the control and status signals produced by the Control unit. The Size of RSR is taken in such a way that, it should accommodate the START and STOP bits along with the Data bits which are loaded from the Data Bus.

UART BIST DESIGN




Fig6. BIST Enabled UART Block diagram

When the trigger signal goes high then only a new value is generated in the LFSR. This LFSR will generate $(2^{8}-1)$ different pseudorandom values,. The parallel output "TX i/p" is fed to the transmitter and the serial output is fed to the receiver section of the UART.

When the trg signal goes high, a new data is obtained from the LFSR which is fed in parallel to the input of the transmitter. After a certain number of clock cycles, the same data is obtained at the output of the transmitter as serial data. This serial data is shifted in the SIPO of the comparator and this is the tx_out data. This tx_out is given to MISR, and it calculate the signature value, after 256 random values we compare the final signature value of MISR and reference Golden Signature value. Depending on the comparison, the result (i.e. rslt) is generated. If the both MISR final sign and golden signature are same then test_result=1, else tst_result=0.

As the receiver provides 8-bit parallel output, a SIPO is not required in this case. The output from the receiver "rx_data" is directly given to MISR, it calculates the signature value, and after 256 random values we compare the final signature value of MISR and reference Golden Signature value. Depending on the comparison, the result (i.e. rslt) is generated. If the both MISR final sign and golden signature are same then test_result=1, else tst_result=0.

Surya Tejeswari Yeturi & Venkateswarlu Rapalli "Design of BIST Enabled UART with MISR"

MISR

The problem with ordinary LFSR response compacter is too much hardware overhead if one of these is put on each *primary output* (PO). Multiple-input signature register (MISR) is the solution that compacts all outputs into one LFSR. It works because LFSR is linear and obeys *superposition principle*.

All responses are superimposed in one LFSR. The final remainder is XOR sum of remainders of polynomial divisions of each PO by the characteristic polynomial.

SIMULATION RESULT

BIST Enabled UART Result

					36.307500 us			
Name	Value	 32 us	34 us	36	us	38 us	40 us	42 us 4
Ug cik	1							
Un reset	0							
test_en	1							
test_result[1:0]	11				11			

TPG_Result

							- F	1,130.000 (15)
Name	Value	0 ns	200 ns	400 ns	600 ns	800 ns	1,000 ns	1,200 ns
Ugg clk	0						innnnnni n	
like reset	0	■						
U clk	0							
Un reset	0							
Ulla tro	1						II	
p_data[7:0]	150	(X=177=X===	a X 105 X	230 X 191 X	33 X 82	X 141 X 92	X 150	(<u>103 X</u> 253)
🕼 s_data	1				տուրուստ			
pd[7:0]	160	(X <u>177</u> X <u></u> !	I X 105 X	230 X 191 X	33 X 82	141 X 92	X 150	(<u>103</u>) (253)
🐫 en	•					n		
	1							
		X1: 1,130.000 ns						

UART

Name	Value	0 ns 200 ns 100 ns 1600 ns 1000 ns 1,200 ns 1,200 ns
Talk cik	0	
Like reset	0	
1 txen	0	
1 rxen	0	
datain[7:0]	160	
1 tx_out	0	
1 tx_done	0	
The ratio	1	
rx_out[7:0]	92	0 X 177 X 58 X 105 X 230 X 191 X 33 X 82 X 141 X 92 X 150 X 103
1 rx_done	1.	
	1	

TRA

				28,325.000 ns									
Name	Value		28,3	00 ns	28,400 п	۹	28,500 ns		28,600 ns		28,700 ns		28,800 ns
Tille cik	1	ບບບບບບບບ	ш	າມມາມມາມ	mmm	nnnn	ມາມາມາມ	ппг	nuuun	mm	ເກເກັບເປັ	uuuu	າມມາມ
Ug reset	0												
Tile test_en	1												
	zz		z						11				
🖓 tx_dt_en	1	٦											
rxdata[7:0]	75	148		75		150		79		1	8	\langle	95
tx_rec_data[7:0]		148		75	— х	150		7)(158	\sim	95
🕞 📷 golden_sign[7:0							241						
safinal_sign_tx[241	Z		241	— х	169	X		19	7		\sim	20
safinal_sign_n()	241	U		241		169			19	7		\sim	20
Ulei ont	257						257						

CONCLUSION

This paper implements the BIST Enabled UART with MISR for test response analyzer for area reduction and total design Using VHDL language, enabled BIST test the UART transmitter and receiver modules by comparing both outputs at TRA unit.

REFERENCES

- [1] S. Zhang, R. Byrne, J.C. Muzio, D.M. Miller, "Why cellular automata are better than LFSRs as built-in self-test generators for sequential-type faults", IEEE International Symposium on Circuits and Systems, Vol. 1,1994
- [2] C. Stroud, *A Designer's Guide to Built-In Self-Test*, Kluwer Academic Publishers, Bos-ton MA, 2002
- [3] M.L. Bushnell, V.D. Agrawal, *Essentials of Electronics Testing for Digital, Memory & Mixed Signal VLSI Circuits*, Kluwer Aca-demic Publishers, Boston MA, 2000
- [4] K. Furuya, E.J. McCluskey, "Two-Pattern test capabilities of autonomous TPG circuits," *Proc. of International Test Conference*, pp 704 711, 1991.
- 88 International Journal of Emerging Engineering Research and Technology V3 I8 August 2015

Surya Tejeswari Yeturi & Venkateswarlu Rapalli "Design of BIST Enabled UART with MISR"

- [5] P.H. Bardell, W.H. McAnney, J. Savir, *Built-in test for VLSI: Pseudorandom Techniques*, John Wiley and Sons, New York, 1987
- [6] D. Bhavsar and R. Heckelman, "Self Testing by Polynomial Division," *Proc. IEEE International Test Conference*, pp. 208 – 216, 1981.
- [7] "Linear Feedback Shift Register," en.Wikipedia.org

AUTHORS' BIOGRAPHY



Surya Tejeswari Yeturi received the B.Eng. degree in electronics and communication engineering in Jagans college of engineering & Technology Nellore, Affliciated by Jawaharlal Nehru Technological university Ananthapur with First class in 2013 and Pursuing M.Tech. Degree in VLSI in Audhisankara Institute of Technology, Gudur Affliciated by Jawaharlal Nehru Technological University Ananthapur. Area of interest: VLSI



Venkateswarlu Rapalli received the B.Eng. degree in electronics and communication engineering in Mekapati Rajamohan Reddy Engineering College Affiliated by Jawaharlal Nehru Technological University Hyderabad with First class in 2007 and the M.tech. Degree in VLSI System design engineering in Vathsyalya Institute of Science and Technology affiliated By Jawaharlal Nehru Technological University Ananthapur with First class in 2010. He has 6 years of teaching experience and

currently working as assistant professor in ECE Department from September 2011till date in Audisankara institute of technology, NH-5 Bypass, Gudur, Nellore district.