

Implementation of Carry Tree Adders and Compare with RCA and CSLA

G. Venkatanaga Kumar ¹, C.H Pushpalatha ²

Department of ECE, GONNA INSTITUTE OF TECHNOLOGY, Vishakhapatnam, India (PG Scholar)
Department of ECE, GONNA INSTITUTE OF TECHNOLOGY, Vishakhapatnam, India (Associate Professor)

ABSTRACT

The binary adder is the critical element in most digital circuit designs including digital signal processors (DSP) and microprocessor data path units. As such, extensive research continues to be focused on improving the power delay performance of the adder. In VLSI implementations, parallel-prefix adders are known to have the best performance. Binary adders are one of the most essential logic elements within a digital system. In addition, binary adders are also helpful in units other than Arithmetic Logic Units (ALU), such as multipliers, dividers and memory addressing. Therefore, binary addition is essential that any improvement in binary addition can result in a performance boost for any computing system and, hence, help improve the performance of the entire system. Parallel-prefix adders (also known as carry-tree adders) are known to have the best performance in VLSI designs. This paper investigates three types of carry-tree adders (the Kogge-Stone, sparse Kogge-Stone, Ladner-Fischer and spanning tree adder) and compares them to the simple Ripple Carry Adder (RCA) and Carry Skip Adder (CSA). In this project Xilinx-ISE tool is used for simulation, logical verification, and further synthesizing. This algorithm is implemented in Xilinx 13.2 version and verified using Spartan 3e kit.

Keywords: Ladner-Fischer, Sparse kogge stone logics.

INTRODUCTION

The first semiconductor chips held one transistor each, subsequent advances added more and more transistors and as a consequence more individual functions or systems were integrated over time. The first integrated circuits held only a few devices, perhaps as many as ten diodes, transistors, resistors and capacitors, making it possible to fabricate one or more logic gates on a single device. Now known respectively as "small-scale integration" (SSI), improvements in technique led to devices with hundreds of logic gates, known as large-scale integration (LSI) i.e., systems with at least a thousand logic gates. Current technology has moved far past this mark and today's microprocessors have many millions of gates and hundreds of millions of individual transistors.

At one time, there was an effort to name and calibrate various levels of large-scale integration above VLSI. Terms like Ultra-large-scale Integration (ULSI) were used. But the huge number of gates and transistors available on common devices has rendered such fine distinctions moot. Terms suggesting greater than VLSI levels of integration are no longer in widespread use. Even VLSI is now somewhat quaint, given the common assumption that all microprocessors are VLSI or better.

As of early 2008, billion-transistor processors are commercially available, an example of which is Intel's Montecito Itanium chip. This is expected to become more commonplace as semiconductor fabrication moves from the current generation of 65 nm processes to the next 45nm generation

**Address for correspondence:*

gvnkumar_19@yahoo.com

(while experiencing new challenges such as increased variation across process corners). This microprocessor is unique in the fact that its 1.4 Billion transistor count, capable of a teraflop of performance, is almost entirely dedicated to logic. Current designs, as opposed to the earliest devices, use extensive design automation and automated logic synthesis to layout the transistors, enabling higher levels of complexity in the resulting logic functionality. Certain high performance logic blocks like the SRAM cell, however, are still designed by hand to ensure the highest efficiency.

PARALLEL PREFIX ADDERS

Parallel-prefix adders, also known as carry-tree adders, pre-compute the propagate and generate signals. These signals are variously combined using the fundamental carry operator (fco).

$$(g_L, p_L) \circ (g_R, p_R) = (g_L + p_L \cdot g_R, p_L \cdot p_R)$$

Due to associative property of the fco, these operators can be combined in different ways to form various adder structures. For, example the four-bit carry look-ahead generator is given by

$$c_4 = (g_4, p_4) \circ [(g_3, p_3) \circ [(g_2, p_2) \circ (g_1, p_1)]]$$

A simple rearrangement of the order of operations allows parallel operation, resulting in a more efficient tree structure for this four bit example is

$$c_4 = [(g_4, p_4) \circ (g_3, p_3)] \circ [(g_2, p_2) \circ (g_1, p_1)]$$

It is readily apparent that a key advantage of the tree structured adder is that the critical path due to the carry delay is on the order of $\log_2 N$ for an N-bit wide adder. The arrangement of the prefix network gives rise to various families of adders. Here BC is designated as the black cell which generates the ordered pair in equation, the gray cell (GC) generates the left signal only. The interconnect area is known to be high, but for an FPGA with large routing overhead to begin with, this is not as important as in a VLSI implementation.

The regularity of the Kogge-Stone prefix network has built in redundancy which has implications for fault-tolerant designs. This hybrid design completes the summation process with a 4-bit RCA allowing the carry prefix network to be simplified. Parallel prefix adders allow more efficient implementations of the carry look-ahead technique and are essentially, variants of carry look-ahead adders. Indeed, in current technology, parallel prefix adders are among the best adders, with respect to area and time is particularly suited for high speed addition of large numbers.

In these parallel prefix adders, mainly two types of Generate and Propagate bits are present. Generate and Propagate concept is extendable to blocks comprising multiple bits. For each bit i of the adder, Generate (G_i) indicates whether a carry is generated from that bit and

$$G_i = a_i \& b_i$$

For each bit i of the adder, Propagate (P_i) indicates whether a carry is propagated through that bit

$$P_i = a_i \oplus b_i$$

STRUCTURE OF THE PARALLEL PREFIX ADDERS




Fig3.1. Parallel prefix adder structure

A parallel prefix adder employs 3-stage structure of carry look-ahead adder. The improvement is that the carry generation stage which is the most intensive one. The Fig3.1 shows the structure of ling adder. The ling adder uses predetermined propagates and generate in 1st stage of design. The 2nd stage is parallelizable to reduce time by calculating carries. The 3rd stage is the simple adder block to calculate the sum.

PROCESSING COMPONENT STRUCTURE

In order to achieve the tree operation for the parallel prefix adders, processing component structure is needed. Where it takes the P_{in} , G_{in} as the inputs and processes them to the other P_{out} and G_{out} outputs. Here one of it is to the next stage and another one to the continuous process. Fig 3.2 shows the processing component structure.




Fig3.2. Processing component structure

The parallel prefix graph for representation of prefix addition is shown in Fig 3.3.




Fig3.3. Parallel prefix adder structure

LADNER-FISCHER ADDER

In 1980, Fischer and Richard Ladner presented a parallel algorithm for computing prefix sums efficiently. They show how to construct a circuit that computes the prefix sums in the circuit; each node performs an addition of two numbers. With their construction, one can choose a trade-off between the circuit depth and the number of nodes.

Ladner and Fischer defined the prefix problem as: Let “o” be an associative operation on n inputs x_1, \dots, x_n , to compute each of products $x_1 o x_2 o \dots o x_k, 1 \leq k \leq n$. In the application of binary addition, the input of prefix computation is a group of binary vectors with two domains g_i (generate) and p_i (propagate):

$$g_i = \begin{cases} c_o, & \text{if } i = 0 \\ a_i b_i, & \text{otherwise} \end{cases}$$

$$p_i = \begin{cases} 0, & \oplus \text{ if } i = 0 \\ a_i b_i, & \text{otherwise} \end{cases}$$

(Pre-processing)

If g_i equals 1, a carry is generated at bit i ; otherwise if p_i equals 1, a carry is propagated through bit i . By prefix computation, the concept of generate and propagate can be extended to multiple bits. We define $G[i:k]$ and $P[i:k]$ ($i \geq k$) as:

$$G_{[i:k]} = \begin{cases} g_i & \text{if } i = k \\ G_{[i:k]} + P_{[i:k]} G_{[j-1:k]}, & \text{otherwise} \end{cases}$$

$$P_{[i:k]} = \begin{cases} p_i & \text{if } i = k \\ P_{[i:j]} \cdot P_{[j-1:k]}, & \text{otherwise} \end{cases}$$

(Prefix-computation)

To simplify the representation, we continue to use the same operator to denote the prefix computation on $(G; P)$: $(G; P)[i:k] = (G; P)[i:j] \circ (G; P)[j-1:k]$

The width of the $(G; P)$ term is calculated by $i - k + 1$. For final outputs, S_i and C_i can be generated from G and $\oplus C_i = G[i:0]$ $S_i = p_{i-1}$

(Post-processing)

Since pre-processing and post-processing have constant delay, prefix computation becomes the core of prefix adders and dominates the performance. A visual representation of prefix computation structures is to use directed acyclic graphs. For $(G; P)$ computation in binary addition problem, it has two important properties:

Property 1: $(G; P)$ computation is associative. That is

$$\begin{aligned} (G; P)[i:k] &= (G; P)[i:j] \circ (G; P)[j-1:k] \\ &= (G; P)[i:l] \circ (G; P)[l-1:k]; i \geq l; j > k \end{aligned}$$

Property 2: $(G; P)$ computation is idempotent. That is

$$\begin{aligned} (G; P)[i:k] &= (G; P)[i:j] \circ (G; P)[j-1:k] \\ &= (G; P)[i:j] \circ (G; P)[l:k]; i \geq l > j-1 \geq k \end{aligned}$$

These two properties limit the design space of parallel prefix adders. That is the solution space of $(G; P)$ computation covers every tree-like structures defined under bit width n . However, the same circuit designs were already studied much earlier in Soviet mathematics. This also has $O(\log_2 n)$ stages. Its prefix graph is shown in Fig 3.9. The Ladner Fischer Parallel Prefix Adder (LFPPA) is presented graphically represents the connection of carry operator node in LFPPA for the case of $n = 8$. The number of majority gates required for an n -bit Ladner–Fischer adder is given by

$$I(n) = \frac{n}{2} (3 \log_2 n + 4) + 2$$




Fig3.9. 16-bit Ladner–Fischer adder prefix graph

The direct calculation of the carries, I_c^d denoted by is given by

$$\begin{aligned}
 I_c^d &= \frac{n}{4} [3 \log_2 n + 1] + I_c^d \left(\frac{n}{2} \right) \\
 &= \frac{3}{2} \left[\frac{n}{2} \log_2 n + \frac{n}{4} \log_2 \frac{n}{2} + \dots + 2.2 \right] - \left[\frac{n}{4} + \frac{n}{8} + \dots + 2 + 1 \right] + I_c^d(2) \\
 &= \frac{3}{2} [2n \log_2 n - (\log_2 n + 1)n] - [n - 2] + 2 \\
 &= \frac{3}{2} n \log_2 n - n + 1
 \end{aligned}$$

Here associative operations are applied in stage 1 and stage $\log_2 n$. This leads to a reduction of majority gates, denoted $I_r(n)$, given by

$$I_r(n) = \frac{n}{2} + I_r \left(\frac{n}{2} \right) = n - 1$$

$$I_c(n) = I_c^d(n) - I_r(n)$$

$$= \frac{3}{2} n \log_2 n - 2n + 2$$

The overall majority gate requirement is given by

$$I(n) = I_c(n) + I_{gp}(n) + I_s(n)$$

$$= \frac{n}{2} (3 \log_2 n + 4) + 2$$

Ladner and Fischer's method not only provides a possible way to achieve minimal depth, but also establishes a depth-area trade-off for the first time. The upper bound of area is:

$$A_{pc(n)} < 2 \left(1 + \frac{1}{2^n} \right) n - 2, n \geq 1$$

While Ladner-Fischer adder is better than the Kogge stone adder in terms of number of cells, Spanning Tree adder's delay performance is better than this Ladner-Fischer adder.

3.7 Spanning Tree adder:

Spanning tree adders is an existing category of adders. Basically, the performances of adders are evaluated with propagation delay. This spanning tree uses minimum number of multi-input gates. Now an example of 16-bit spanning tree adder is shown in Fig 3.10. It is a Hybrid adder, which consists of generate and propagate blocks as well as the full adders. Path delay is the main concern for these prefix adders.

In this Spanning tree adder, “gp” is the generate and propagate block which takes the input bits and produces generate and propagate bits. For example (a1, b1), (a2, b2) are two inputs, these two will be given to the gp block which will produce generate and propagate bits, which are basic elements in the parallel prefix family.




Fig 16-bitspanning tree adder

SPARSE KOGGE- STONE ADDERS

Enhancements to the original implementation include increasing the radix and sparsity of the adder. The radix of the adder refers to how many results from the previous level of computation are used to generate the next one. The original implementation uses radix-2, although it's possible to create radix-4 and higher. Doing so increases the power and delay of each stage, but reduces the number of required stages. The sparsity of the adder refers to how many carry bits are generated by the carry-tree. Generating every carry bit is called sparsity-1, whereas generating every other is sparsity-2 and every fourth is sparsity-4. The resulting carries are then used as the carry-in inputs for much shorter ripple carry adders or some other adder design, which generates the final sum bits. Increasing sparsity reduces the total needed computation and can reduce the amount of routing congestion stage this is how the reduction of stages is being done and then the final sum is being produced by operations performed by the combination. Gp outs given as in outs to the full adders. The delay reduction is done by reducing the number of stages such that the low delay and low power and area are being consumed such that the high speed is being obtained.





Fig. 16-Bit Sparse Kogge-Stone Adder


The Sparse Kogge-Stone adder consists of several smaller ripple carry adders (RCAs) on its lower half and a carry tree on its upper half. Thus, the sparse Kogge-Stone adder terminates with RCAs. The number of carries generated is less in a Sparse Kogge-Stone adder compared to the regular Kogge-Stone adder. The functionality of the GP block, black cell and the gray cell remains exactly the same as in the regular Kogge-Stone adder. The schematic for a 16-bit sparse Kogge-Stone adder is shown in Fig. 3.11. Sparse and regular Kogge-Stone adders have essentially the same delay when implemented on an FPGA although the former utilizes much less resources. Sparse kogge-stone adder is nothing but the enhancement of the kogge stone adder. The block in this sparse-kogge stone adder are similar to the kogge stone adder. In this sparse kogge stone a reduction of number of stages is being done by reducing the generation and propagate units. The outputs of the previous GP units are being considered such that the combination of consecutive Gp units produces carry once and that one is being given as in-out to the next stage. The GP units blocks will be same such that the generation and propagation of carry is being done such that it will act as in-out to the next block and this operations are performed parallel add stage by. In this spanning CLA reduction of number of stages is being done by reducing the generation and propagates units. The outputs of the previous GP units are being considered such that the combination of consecutive Gp units produces carry once and that one is being given as in-out to the next stage. The GP unit blocks will be same such that the generation and propagation of carry is being done such that it will act as in-out to the next block and this operations are performed parallel add stage by stage this is how the reduction of stages is being done and then the final sum is being produced by operations performed by the combination Gp outs given as in-outs to the full adders. The delay reduction is done by reducing the number of stages such that the low delay and low power and area is being consumed such that the high speed is being obtained

SIMULATION WAVEFORMS


RTL Schematic for 32-Bit spanning tree




Output for 32-Bit spanning tree:-




RTL Schematic for 64-Bit spanning tree:-




Output for 64 -Bit spanning tree:-




RTL Schematic for 128-Bit spanning tree:-




Output for128-Bit spanning tree:-




RTL Schematic for 32-Bit Ladner-Fischer:-




Output for 32-Bit Ladner-Fischer:-




RTL Schematic for 64-Bit Ladner-Fischer:-




Output for 64-Bit Ladner-Fischer:-



RTL Schematic for 128-Bit Ladner-Fischer:-



Output for 128-Bit Ladner-Fischer:-



CONCLUSION

By the observations, conventional Ripple carry adder's delay is doubled from 16-bit order to 128-bit order where as in parallel prefix adders; the delay performance is changing slightly from low order bits to higher order bits. Number of logic levels and number of LUTs are also increased with the increased bit widths for all adders. But Spanning tree adder is maintaining nearly constant delay from 16-bit to 128-bit widths as well as number of LUTs and number of logic levels. From the results, Spanning tree adder is performing better than conventional adders.

REFERENCES

- [1] V.Vijayalakshmi, R.Seshadd, Dr.S.Ramakrishnan, Design and Implementation of 32 Bit Unsigned Multiplier Using CLAA and CSLA, IEEE Trans. Comput., vol. C-31, pp. 260-264, 2013.
- [2] N. H. E. Weste and D. Harris, CMOS VLSI Design, 4th edition, Pearson–Addison-Wesley, 2011.
- [3] P. Ndai, S. Lu, D. Some sekhar, and K. Roy, “Fine-Grained Redundancy in Adders,” Int. Symp. on Quality Electronic Design, pp. 317-321, March 2007.
- [4] M. Bečvář and P. Štukjunger, “Fixed-Point Arithmetic in FPGA,” Acta Polytechnica, vol. 45, no. 2, pp. 67-72, 2005.
- [5] D. Gizopoulos, M. Psarakis, A. Paschalis, and Y. Zorian, “Easily Testable Cellular Carry Lookahead Adders,” Journal of Electronic Testing: Theory and Applications 19, 285-298, 2003.
- [6] D. Harris, “A Taxonomy of Parallel Prefix Networks,” in Proc. 37th Asilomar Conf. Signals Systems and Computers, pp. 2213–7, 2003.
- [7] S. Xing and W. W. H. Yu, “FPGA Adders: Performance Evaluation and Optimal Design,” IEEE Design & Test of Computers, vol. 15, no. 1, pp. 24-29, Jan. 1998.
- [8] T. Lynch and E. E. Swartzlander, “A Spanning Tree Carry Lookahead Adder,” IEEE Trans. on Computers, vol. 41, no. 8, pp. 931-939, Aug. 1992.
- [9] R. P. Brent and H. T. Kung, “A regular layout for parallel adders,” IEEE Trans. Comput., vol. C-31, pp. 260-264, 1982.
- [10] A. Barenco, H. H. Bennett, R. Cleve, D. P. DiVincenzo, N. Margolus, P. Shor, T. Sleator, J. A. Smolin, and H. Weinfurter. Elementary gates for quantum computation. Physical Review A (Atomic, Molecular, and Optical Physics), 52(5):3457–3467, 1995.
- [11] B.H. Bennett. Logical reversibility of computation. Journal of IBM Research and Development, 17:525–532, 1961.
- [12] R. Drechsler, A. Finder, and R. Wille. Improving ESOP-based synthesis of reversible logic using evolutionary algorithms. In Proceedings of Intl. Conference on Applications of Evolutionary Computation (Part II), pages 151–161, 2011.
- [13] K. Fazel, M. A. Thornton, and J. Rice. ESOP-based Toffoli gate cascade generation. In Proceedings of IEEE Pacific Rim Conference on Communications, Computers and Signal Processing, pages 206–209, 2007.
- [14] D. Grosse, R. Wille, G. W. Dueck, and R. Drechsler. Exact multiple control Toffoli network synthesis with SAT techniques. IEEE Trans. on CAD of Integrated Circuits and Systems, 28(5):703–715, May 2009.
- [15] W. N. N. Hung, X. Song, G. Yang, J. Yang, and M. Perkowski. Optimal synthesis of multiple output boolean functions using a set of quantum gates by symbolic reachability analysis. IEEE Trans. on CAD of Integrated Circuits and Systems, 25(9):1652–1663, September 2006.
- [16] P. Kocher, J. Jaffe, and B. Jun. Differential power analysis. In
- [17] Proceedings of Advances in Cryptology (CRYPTO '99), LNCS Vol. 1666, pages 388–397, 1999.
- [18] R. Landauer. Irreversibility and heat generation in computing process.
- [19] Journal of IBM Research and Development, 5:183–191, 1961.
- [20] D. M. Miller, D. Maslov, and G. W. Dueck. A transformation based algorithm for reversible logic synthesis. In Proceedings of Design Automation Conference, pages 318–323, 2003.

- [21] A.Mishchenko and M. Perkowski. Fast heuristic minimization of exclusive-sums-of-products. In Proceedings of 6th Reed-Muller Work-shop, pages 242–250, 2001.
- [22] N. Nayeem, L. Jamal, and H. Babu. Efficient reversible Montgomery multiplier and its applications to hardware cryptography. Journal of Computer Science, 5(1):49–56, January 2009.
- [23] N. Nayeem and J. E. Rice. A shared-cube approach to ESOP-based
- [24] synthesis of reversible logic. Facta Universitatis of NiE, Elec. Energ., 24(3):385–402, 2011.
- [25] F. Rodriguez-Henriquez, N. Saqib, A. Perez, and C. Koc. Cryptographic Algorithms on Reconfigurable Hardware. Springer: Series on Signals and Communication Technology, New York, 2006.
- [26] H. Thapliyal and M. Zvolinski. Reversible logic to cryptographic hardware: a new paradigm. In Proceedings of 49th Midwest Symposium on Circuits and Systems (MWSCAS '06), pages 342–346, 2006.
- [27] R. Wille and R. Drechsler. BDD-based synthesis of reversible logic for large functions. In Proceedings of Design Automation Conference, pages 270–275, 2009

AUTHORS' BIOGRAPHY



G.Venkatanaga Kumar, has received his B.Tech Degree in 2009 Electronics and Instrumentation engineering from Vignan institute of technology and science , Hyderabad and pursuing M.Tech in VLSI DESIGN from GONNA INSTITUTE OF TECHNOLOGY Vishakhapatnam. His current area of research includes Ladner-Fischer, Sparse kogge stone logics.



C.H Pushpalatha, has completed her B.Tech in 2011 Electronics and communication engineering from NIE Guntur and completed her M.Tech in AVANTHI INSTITUTE OF ENGINEERING AND TECHNOLOGY Vishakhapatnam. Now working as an associate professor in GONNA INSTITUTE OF TECHNOLOGY Vishakhapatnam.